Ritaro Takenaka

Recipient: Ritaro Takenaka

Paper Title: An 11.9-ENOB 560-MS/s Subranging ADC Employing Amplifier-Switching Architecture with Multi-Threshold Comparators

Authors: Ritaro Takenaka and Tetsuya Iizuka

Affiliation: The University of Tokyo, Tokyo, Japan