2022 IEEE Symposium on VLSI Technology & Circuits
2022 IEEE Symposium on VLSI Technology & Circuits
  • About
  • Program
    • Schedule at a Glance
    • Friday Forum Session
    • Plenary Session
    • Short Courses
    • Workshops
    • Evening Panels
  • Registration
    • Registration
    • Hotel Reservations
    • Onsite Information
    • VLSI OnDemand
  • Authors
    • Presentation Instructions
  • Media
  • Demo Sessions
  • Archive

Dajiang Zhou

Posted December 1, 2021 by vlsidev_qn81ur & filed under Circuits Papers.

Recipient: Dajiang Zhou

Paper: A 530Mpixels/s 4096×2160@60fps H.264/AVC High Profile Video Decoder Chip

Authors: Dajiang Zhou1, Jinjia Zhou1, Xun He1, Ji Kong2, Jiayi Zhu2, Peilin Liu2, and Satoshi Goto1

Affiliation: 1Waseda University, Japan & 2Shanghai Jiao Tong University, China

CONTACT INFO

VLSI Secretariat
North America and Europe

VLSI Secretariat
Japan and Far East

CONFERENCE POLICIES

Notifications & Policies

Accessibility

Non-discrimination Policy

IEEE Ethics Reporting

IEEE Privacy Policy

Terms

FAST LINKS

Call for Papers

Call for Workshops

Register

Media

Symposium Archive

Sign up to receive
important notifications




© 2022 Copyright IEEE. All rights reserved. A not-for-profit organization, IEEE is the world’s largest technical professional organization dedicated to advancing technology for the benefit of humanity.