

2025 Symposium on VLSI Technology and Circuits (Tuesday, June 10)

Time		Suzaku III		Suzaku II		Suzaku I		Shunju III		Shunju II		Shunju I		Salon de Charme		Le Bois		La Cigogne		Le Cygne		Time	
7:00-17:00										Registration												7:00-17:00	
8:00-10:00				[Satellite Room] Opening & Plenary 1				Opening and Plenary Session 1														8:00-10:00	
						8:00-8:40																	
						Opening Remarks																	
						PL1-1 8:40-9:20 (Plenary)																	
						SK hynix Driving Innovation in DRAM Technology-Towards a Sustainable Future																	
						PL1-2 9:20-10:00 (Plenary)																	
								NVIDIA Innovate VLSI for AI Growth															
		C2: RF/mm-wave Tx and Rx		C1: CIM and Quantum-inspired Computing				T1: Technology Highlights 1								C3: Energy Harvesting							
		C2-1 10:30-10:55		C1-1 10:30-10:55				T1-1 10:30-10:55								C3-1 10:30-10:55							
		Institute of Science Tokyo A Ka-Band 8-Stream Phased-Array Receiver with Time-Hopping Blocker Rejection for 6G Applications		TSMC A 3nm 125 TOPS/W-29 TFLOPS/W, 90 TOPS/mm ² -17 TFLOPS/mm ² SRAM-Based INT8 and FP16 Digital-CIM Compiler with Multi-Weight Update/Cycle				Intel Intel 18A Platform Technology Featuring RibbonFET (GAA) and PowerVia for Advanced High-Performance Computing								Du, Delft Univ. of Technology A Fully Integrated SC Converter Hybridizing Dickson and Continuously-Scalable- Conversion-Ratio Topologies with a Wide Bipolar VCR range for Energy Harvesting							
		C2-2 10:55-11:20		C1-2 10:55-11:20				T1-2 10:55-11:20								C3-2 10:55-11:20							
		imec An IEEE802.15.4ab/a/z Compatible IR-UWB 2TRX with Dual-Antenna Full-Duplex 1x3 SIMO Radar Sensing and Aliasing Suppressing Semi-Synchronous TX		The Hong Kong Univ. of Science and Technology NeuC-CIM: A 1.3pJ/SOP Neuromorphic Charge-Domain Compute-In-Memory Macro For Spiking Neural Network				Sony Semiconductor Solutions A Back-illuminated 10 μm-pitch SPAD Depth Sensor with 42.5% PDE at 940 nm using an Optimized Doping Design								Korea Univ. A Reconfigurable Multi-Level AC-DC/DC-DC Ocean Energy Harvester IC Achieving 77.7% End-to-End Power Efficiency for Triboelectric Nanogenerators							
		C2-3 11:20-11:45		C1-3 11:20-11:45				T1-3 11:20-11:45								C3-3 11:20-11:45							
10:30-12:35		Institute of Science Tokyo A Triple-Band Transceiver for Formation Flying Satellite Communication with Dual Circular Polarized Wireless Power and LO Transfer		Tsinghua Univ. LLM-CIM: A 28nm 126.7TOPS/W Input-LUT-Based Digital CIM Macro with Reconfigurable Matrix Multiplication and Nonlinear Operation Modes for LLMs				Georgia Institute of Technology Demonstration of Tungsten-Doped Indium Oxide MOSFETs with 3 Angstrom EOT, Improved Stability and High On-Current								Fudan Univ. A Globally Optimized 3-D MPPT System for Dual-Band RF Energy Harvesting with Collaborative Source Reconfiguration						10:30-12:35	
		C2-4 11:45-12:10		C1-4 11:45-12:10				T1-4 11:45-12:10								C3-4 11:45-12:10							
		Pusan National Univ. A Digital Envelope Tracking RF Power Amplifier Achieving 400MHz Channel Bandwidth and 91.9% Efficiency for Upper-Mid Band Extreme Massive MIMO 6G Communications		POSTECH An 8K-Spin Ising Machine IC with Reconfigurable Many-Body Spin Interactions and Limitless Multichip Extension				TSMC Performance Step-Up in PMOS with Monolayer WSe ₂ Channel								Sogang Univ. 2,771% Power Improvement Triple-source Ground-Symmetric Pile-Up Resonant Energy Harvester							
		C2-5 12:10-12:35		C1-5 12:10-12:35				T1-5 12:10-12:35															
		National Univ. of Singapore Sub-μW Battery- and Crystal-Free Tag featuring 802.11ba/b-Compliant Wake-up Receiver, Backscattered Transmitter and 3D Localization		Univ. of California, Santa Barbara m-Zephyr: A Digital In-Memory Ising Chip with 240 Spins Featuring Enhanced Connectivity Based on a Modified 3D Zephyr Topology				Samsung Electronics Highly Scalable and Reliable Cell Characteristics for 1Tb 9th Generation 3D-NAND Flash Memory															
12:00-14:00														Diversity Meeting - Hosted by SSCS Women in Circuits								12:00-14:00	
		C5: Application-Specific ADCs		C4: SRAM and Mask ROM				T2: Oxide Semiconductors 1: Novel Applications and Structures				JFS1: 3D Integration and Photonics				C6: Imagers				T3: Modeling and Reliability			
		C5-1 14:00-14:25		C4-1 14:00-14:25				T2-1 14:00-14:25				JFS1-1 14:00-14:25 (Invited)				C6-1 14:00-14:25				T3-1 14:00-14:25			
		Univ. of Michigan A Calibration-Free 175MHz Bandwidth 60dB SNDR 6 th -order Bandpass Cascaded Time-Interleaved Noise-Shaping SAR ADC with Optimum Zero Placement		TSMC Design Technology Japan A 3nm FinFET 563kbit 35.5Mbit/mm2 Dual-Rail SRAM with 3.89pJ/access High Energy Efficient and 27.5μW/Mbit 1-cycle Latency Low-Leakage Mode				TSMC Integration of 0.75V V _{DD} Oxide-Semiconductor 1T1C Memory with Advanced Logic for An Ultra-Low-Power Low-Latency Cache Solution				GlobalFoundries Key Technologies and Performance Aspects for Electrical and Optical Interconnects				Samsung Electronics A 1.22 e-rms Temporal Random Noise, 110 dB High Dynamic Range, 2.988 μm Pixel-Pitch 3-Stacked Digital Pixel Sensor with On-Chip HDR Merger				Peking Univ. Towards Understanding Cryogenic Reliability in FinFETs Under Hot Carrier Stress: <i>New Findings on Ge Migration, and Impacts of Tail States Evolution</i>			
		C5-2 14:25-14:50		C4-2 14:25-14:50				T2-2 14:25-14:50				JFS1-2 14:25-14:50 (Invited)				C6-2 14:25-14:50				T3-2 14:25-14:50			
		Delft Univ. of Technology A 4GHz 2b 5 th Order Continuous-Time ΔΣ Modulator with ~100.1dBc THD and 122dBFS SFDR in 100MHz BW		IBM A 6+ GHz 128KB Multi-Port L1 Cache using Ground Rule Clean 10T Bitcells in 5nm Technology		National Univ. of Singapore		A 2-Transistor-1-Modulator (2T1M) Electronic-Photonic Hybrid Memory Architecture for Deep Neural Network CIM and Very Large-Scale Transformers				AIST 3D Interconnect Technology for Superconducting Quantum Devices				Sony Semiconductor Solutions A 0.8μm 32Mpixel Always-On CMOS Image Sensor with Windmill-Pattern Edge Extraction and On-Chip DNN				National Tsing Hua Univ. High Resolution Well-Plasma Detection Device in 16nm CMOS FinFET Process		14:00-15:40	
		C5-3 14:50-15:15		C4-3 14:50-15:15				T2-3 14:50-15:15				JFS1-3 14:50-15:15				C6-3 14:50-15:15				T3-3 14:50-15:15			
		The Univ. of Tokyo A 76.5-dB Dynamic-Range 8-bit 100-MS/s Variable-Range SAR ADC		TSMC Design Technology Japan A 13.8% Speed-Enhanced 1T Mask ROM by Algorithmically Signed Program Data on 3-nm Fin-FET Logic CMOS		National Univ. of Singapore		BEOL-Compatible ITO FET with Ultra-Short Channel Length of 5 nm				Intel 1.536TB/s/mm2 Bandwidth Scalable Attention Accelerator with 22.5GOPS Throughput High Speed SoftMax for Quantized Transformers in Intel 3				Carnegie Mellon Univ. A Multispectral Vision Sensor with Embedded Convolutional Neural Network Using Programmable Fractional Weights and nMOS-Only PWM Pixels				National Taiwan Univ. Unified Physics-Based CFET Thermal SPICE Considering BEOL, Substrate, and BSPDN Using Adiabatic Cones			
		C5-4 15:15-15:40		C4-4 15:15-15:40				T2-4 15:15-15:40				JFS1-4 15:15-15:40				C6-4 15:15-15:40				T3-4 15:15-15:40			
		Univ. of California, Berkeley A 4-Element Baseband Charge-Domain Beamformer Integrated into 9-bit SAR ADC Achieving 32dB Spatial Notch with 52.1mW		Synopsys A 37.8Mb/mm ² SRAM in Intel 18A Technology Featuring a Resistive Supply-Line Write Scheme and Write-Assist with Parallel Boost Injection		National Univ. of Singapore		A Generalizable Tri-Layer Design Framework for Enhancing OSFET Reliability				Celestial AI A 3D-Integrated 56 Gb/s Silicon Photonic Transceiver with 5nm CMOS Electronics for Optical Compute Interconnects				Samsung Electronics A 12-Mpixel Automotive Image Sensor with 137-dB Single-Exposure Dynamic Range and 0.55-electron Read Noise by Oversampling-Based Noise Reduction				National Univ. of Singapore Uncovering True DIBL in Oxide-Semiconductor FETs: Impact of Negative Bias Stress and its Significance in 2T0C DRAM Retention			
		C8: High-Speed ADCs		C7: High-Density Short-Reach Links				T4: RRAM and MRAM				JFS2: DTCO and Design Enablement				C9: Advanced Bio-Sensing Techniques				T5: Imagers and Sensors			
		C8-1 16:00-16:25		C7-1 16:00-16:25				T4-1 16:00-16:25				JFS2-1 16:00-16:25 (Invited)				C9-1 16:00-16:25				T5-1 16:00-16:25			
		The Univ. of Tokyo An 11.9-ENOB 560-MS/s Subranging ADC Employing Amplifier-Switching Architecture with Multi-Threshold Comparators		Institute of Semiconductors, Chinese Academy of Sciences A 4x112-Gb/s, 3.51-pJ/bit Monolithically Integrated Silicon-Photonic Transceiver for High-Density Co-Packaged Optics		National Tsing Hua Univ.		High Density 7nm FinFET Dielectric RRAM in Embedded Memory Applications				TSMC Analog Cells DTCO and Their Impact on Advanced Node CMOS Analog/Mixed-Signal Circuits				Univ. of Southern California Frequency-Division Multiplexed Magnetic Induction Based Wireless Wearable Sensor Network for Real-Time Motion Tracking				Huawei Technologies, Japan A Monolithic Dual-Layer Pixel Design with BEOL IGZO Transistors featuring High Dual Conversion Gain Ratio and Scaled Pixel Size for Future Image Sensors			
		C8-2 16:25-16:50		C7-2 16:25-16:50				T4-2 16:25-16:50				JFS2-2 16:25-16:50 (Invited)				C9-2 16:25-16:50				T5-2 16:25-16:50			
		Texas A&M Univ. A 46GS/s 7-bit Time-Interleaved Time-Domain ADC with Synthesizable Unit ADCs in 16nm FinFET		Cadence Design Systems A 0.52pJ/bit 0.448Tbps/mm UCle Standard Package Die-to-Die Transceiver with Low-Latency TX Clock Alignment in 3nm FinFET		Univ. of Chinese Academy of Sciences		First Implementation of Monolithic Integrated CIM with 1Mb Ultra-High-Density 8-Layer 3D VRRAM, Achieving High Computing Density (204.8GOPs/mm ²) and FoM (2.13x10 ⁶ GOPS ² /W/mm ²) for Efficient Scientific Computing		Qualcomm Technologies		Enhancing Power-Performance-Area Scaling of Std-Cell, SRAM, and Analog Designs through Design-Technology Co-Optimization				POSTECH A 10.42μW/Ch. PPG Sensor with a Zoomed Sampling Based on Velocity of Blood Flow				Samsung Electronics Adaptive Metasurface Microlens Array for Ultra-Wide-Angle CMOS Image Sensors			
		C8-3 16:50-17:15		C7-3 16:50-17:15				T4-3 16:50-17:15				JFS2-3 16:50-17:15 (Invited)				C9-3 16:50-17:15				T5-3 16:50-17:15			
		Univ. of Macau A Single-Channel 14b 3GS/s Pipelined ADC in 28nm Technology		NVIDIA A 77 fJ/bit 8 Gbps Low-Latency Self-Timed Die-to-Die Link for 2.5D and 3D Interconnect in 3nm		imec		High Density, High Speed STT-MRAM N7 Macros: Material and DTCO Exploration				Cadence Design Systems Backside Routing Enablement Considerations for Advanced Node GAA Devices				KU Leuven DERMIS: A Flexible Fully-Integrated 600μm-Resolution Per-Taxel Slip-to-Spikes Tactile Sensor Readout on a-IGZO TFT for Large-Area High-Density Electronic Skins				Yonsei Univ. Back-Illuminated U-Shape p-i-n SPAD With High PDE and Broad Spectral Response Fabricated in 110nm CIS Foundry Technology		16:00-18:05	
		C8-4 17:15-17:40		C7-4 17:15-17:40				T4-4 17:15-17:40				JFS2-4 17:15-17:40				C9-4 17:15-17:40				T5-4 17:15-17:40			
		Univ. of Macau A PVT-Robust 16GS/s 4×TI Time-Domain ADC with Vernier-based Multipath Flash TDC achieving 25.7fJ/c-s FoM in 28nm CMOS		Oregon State Univ. A 3.2pJ/b 0.068pJ/b/dB 25Gb/s NRZ Wireline Transceiver with 3-tap FFE and Random Forest Classification for Compensating 47dB Loss in 16nm FinFET		TSMC		Demonstration of Embedded MRAM with Sub-50 nm MTJ for RAM-Like and MCU Applications		Samsung Electronics		Realistic and Scalable TCAD for Yield-Aware Full-Chip DTCO				Rice Univ. A 28nm Online Spike Sorting Processor Based on Multi-Channel Template Matching				Yonsei Univ. Optimization of a 3.5 μm Pitch 3D-Stacked Back-Illuminated SPAD in 40 nm CIS Technology: Achieving 37% PDP at 940 nm			
				C7-5 17:40-18:05				T4-5 17:40-18:05				JFS2-5 17:40-18:05								T5-5 17:40-18:05			
				KAIST A 12-Gb/s Single-Ended Transmitter with Echo-Canceling FFE for Multi-drop Bus in 28nm CMOS		Fudan Univ.		96-Kb Voltage-Controlled-Magnetic-Anisotropy MRAM for In-situ Reservoir Computing with High Endurance (≥10 ¹²), Sub-ns Operation (0.3 ns) and Ultralow Power Consumption (40 fJ)		Samsung Electronics		Design-Aware Full-Chip Warpage Modeling for STCO: Bridging Reliability and Design for a New Era of Advanced Systems								Samsung Electronics A 1.2Mp 2.8 um 4-tap Indirect Time-of-Flight Sensor with 42% Quantum Efficiency at 940 nm Wavelength with Enhanced Angular Response			
18:00-19:30				Evening Panel Discussion 2				Evening Panel Discussion 1										SSCS/EDS Young Professionals and Women in Circuits Mentoring Event				18:00-19:30	
20:00-21:30				Practical Circuits & Technology Training: Academia vs. Industry – Where Do We Learn the Most?				What Can Semiconductor Industry Do for Greener Society?														20:00-21:30	

2025 Symposium on VLSI Technology and Circuits (Wednesday, June 11)

Time	Suzaku III		Suzaku II		Suzaku I		Shunju III		Shunju II		Shunju I		Salon de Charme		Le Bois		Le Cygne		Time
7:00-17:00	Registration																		7:00-17:00
8:00-10:00	[Satellite Room] Award & Plenary 2						Award and Plenary Session 2												
							8:00-8:40												
							Award Ceremony												
							PL2-1	8:40-9:20 (Plenary)											
							MediaTek	Enabling Generative AI: Innovations and Challenges in Semiconductor Design Technologies											
							PL2-2	9:20-10:00 (Plenary)											
STMicroelectronics		The Evolution of Edge AI: Contextual Awareness and Generative Intelligence																	
10:30-12:35	C11: High-Performance Oscillators		C10: AI Accelerators 1		T6: Technology Highlights 2								C12: Ultra High-speed Wireline				10:30-12:35		
	C11-1	10:30-10:55	C10-1	10:30-10:55	T6-1	10:30-10:55							C12-1	10:30-10:55					
	Huazhong Univ. of Science and Technology	A 0.06mm ² 27.5-to-30GHz Series Resonance VCO with Magnetic Mutual Resistance Achieving 207.2dBc/Hz FoM _A at 10MHz Offset	National Tsing Hua Univ.	CATTUS: A 4K-UHD 30fps Deep Image Processor for Channel Attention Equipped U-Net Acceleration in 16nm FinFET	imec	High-Density Wafer Level Connectivity Using Frontside Hybrid Bonding at 250nm Pitch and Backside Through-Dielectric Vias at 120nm Pitch After Extreme Wafer Thinning							imec	A 7-bit 150-GSa/s DAC in 5nm FinFET CMOS					
	C11-2	10:55-11:20	C10-2	10:55-11:20	T6-2	10:55-11:20							C12-2	10:55-11:20					
	Fudan Univ.	A 0.06mm ² 14.7-to-20.2GHz Quad-Core VCO Enabled by the Folded Circular Transformer Achieving 201.1dBc/Hz FoM _r and 203.4dBc/Hz FoM _A	KAIST	NuVPU: A 4.8–9.6 mJ/frame Progressive NTT-based Unified Video Processor for Stable Video Streaming and Processing with Neural Video Codec	Micron Technology	Voltage Reduction (1.4V) and Array Scaling (41nm) of Ferroelectric NVDAM for Low-Power and High-Density Applications							Intel	A 128Gb/s 0.67pJ/b PAM-4 Transmitter in 18A with RibbonFET and PowerVia					
	C11-3	11:20-11:45	C10-3	11:20-11:45	T6-3	11:20-11:45							C12-3	11:20-11:45					
	Univ. of Illinois at Urbana-Champaign	A 1 ppb MEMS Oscillator Achieving -90 dBc/Hz at 10 Hz Offset Enabled by 5 MΩ TIA and 360° Phase Shifter	Univ. of California, San Diego	Clo-HDnn: A 4.66 TLOPS/W and 3.78 TOPS/W Continual On-Device Learning Accelerator with Energy-Efficient Hyperdimensional Computing via Progressive Search	The Univ. of Tokyo	A Gate-All-Around Nanosheet Oxide Semiconductor Transistor by Selective Crystallization of InGaOx for Performance and Reliability Enhancement							Marvell Semiconductor	A Monolithic 400Gbps Electro-Optical Retimer with Integrated TIA and Class-AB Silicon-Photonics/VCSSEL Driver in 5nm FinFET					
	C11-4	11:45-12:10	C10-4	11:45-12:10	T6-4	11:45-12:10							C12-4	11:45-12:10					
	Southern Univ. of Science and Technology	A 425pW, 0.3V, 32kHz Crystal Oscillator in 22nm FDSOI with Adaptive Pulse Injection and Amplitude Regulation Across -40°C to 125°C	Univ. of Michigan	EVA: A 16mm ² 1.54TFLOPS Tiled-Based Accelerator for Evolvable Edge Computing	Peking Univ.	First Demonstration of 1T FDSOI-based >1000fps Image Sensor with In-Pixel Computing							Samsung Electronics	A 212.5Gb/s PAM-4 Receiver with Mutual Inductive Coupled Gm-TIA in 4nm FinFET					
	C11-5	12:10-12:35	C10-5	12:10-12:35	T6-5	12:10-12:35							C12-5	12:10-12:35					
Nanjing Univ. of Posts and Telecommunications	A 24-MHz Crystal Oscillator with 6.9-μs Startup Time and 2% Injection-ΔF Tolerance Using Phase-Interpolator-Assisted Synchronized Injection	Univ. of California, Berkeley	MAVERIC: A 16nm 72 FPS, 10 mJ/frame Heterogeneous Robotics SoC with 4 Cores and 13 INT8/FP32 Accelerators	Huawei Technologies	1T1C 3D HZO FeRAM with High Retention (>125°C) and High Endurance (>1E13) for Embedded Nonvolatile Memory Application							Marvell Semiconductor	A 128Gb/s ADC/DAC Based PAM-4 Transceiver with >45dB Reach in 3nm FinFET						
12:35-14:00																			12:35-14:00
14:00-15:40	C14: Analog Techniques		C13: AI Accelerators 2		TFS1: Memories for AI Applications		T7: 3D Power Delivery Network		C16: Hardware Security		C15: Biomedical Readout and Stimulation		T8: Integrated Optical Devices and Photodetector				14:00-15:40		
	C14-1	14:00-14:25	C13-1	14:00-14:25	TFS1-1	14:00-14:25 (Invited)	T7-1	14:00-14:25	C16-1	14:00-14:25	C15-1	14:00-14:25	T8-1	14:00-14:25					
	Univ. College Dublin	A Pipelined-SAR-TDC with Time-Domain Noise-Shaping Self-Calibration	KAIST	Adelia: A 4nm LLM Accelerator with Streamlined Dataflow and Dual-Mode Parallelization for Efficient Generative AI Inference	Micron Technology	High Bandwidth Memory for AI	imec	Backside Power Delivery for Power Switched Designs in 2nm CMOS: IR Drop and Block-level Power-Performance-Area Benefits	Osaka Univ.	A High-Order Masking with Load-Delay-Equalized WDDL for Provable Side-Channel Security	Yonsei Univ.	A Fully Balanced Biphasic Neurostimulator with Body-Coupled Powering and Full-Duplex Communication via Baseband Load Shift Keying	California Institute of Technology	Monolithic Optical Clock Distribution in Bulk CMOS Using I-Beam Waveguides					
	C14-2	14:25-14:50	C13-2	14:25-14:50	TFS1-2	14:25-14:50 (Invited)	T7-2	14:25-14:50	C16-2	14:25-14:50	C15-2	14:25-14:50	T8-2	14:25-14:50					
	Univ. of Twente	A 0.5-0.8V 10-85 MS/s 12-bit SAR ADC in 22nm FDSOI Utilizing an Inverter-Based Comparator Architecture	Univ. of Michigan	A 22nm 25.08TOPS/W Multi-Task Transformer Accelerator with Mixed Precision Structured Sparsity and Two-Stage Task-Adaptive Power Management	Samsung Electronics	Emerging Embedded Non-Volatile Memories Beyond 28nm in AI Era	POSTECH	A Novel Backside Signal Inter/Intra-Cell Routing Method Beyond Backside Power for Angstrom Nodes	POSTECH	A 1.7 pJ/bit 10 MHz Calibration-Free PVT Variation and Mismatch Tolerant Latch-Based True Random Number Generator in 4 nm FinFET	imec	A Flexible HV Stimulator ASIC with Stimulus-Synchronized Charge Balancing and Embedded CM Regulation for Implantable Peripheral Nerve Stimulation	Harvard Univ.	Digital-to-Optical Converters (DOCs) with Improved Nonlinearity for Energy-Efficient Optical Data Transmission					
	C14-3	14:50-15:15	C13-3	14:50-15:15	TFS1-3	14:50-15:15	T7-3	14:50-15:15	C16-3	14:50-15:15	C15-3	14:50-15:15	T8-3	14:50-15:15					
Sogang Univ	A G _m -Boosted 3-Stage Amplifier with Gain-Enhancing Feedforward Path for CL of 40-160nF	Cornell Tech	ASAP: A 28nm Transformer Training Accelerator with Alternating Sparsity and Asymmetrical Microscaling Floating-Point Precision	Peking Univ.	A Hybrid Monolithic 3D Integration of 2T0C DRAM and RRAM Chip for High-Precision In-Memory Point Cloud Acceleration with Ultra-Fine-Grained Dataflow	KAIST	Heterogeneous 3D Integration of Low-Voltage E/D-mode GaN HEMTs on CMOS Chip for Efficient On-Chip Voltage Regulation in Active Power Delivery Networks	Columbia Univ.	GUARD: A Fully-Digital TDC-Based Clock and Voltage Glitch Detector with On-Demand Protection in a 28nm CMOS	KU Leuven	An N-type-only a-IGZO Thin-Film-Transistor Based Nyquist-rate 8-bit CDAC+SAR ADC Consuming 1.7mW at 32ksps and Achieving 44dB SNDR	KAIST	High-Performance Monolithic 3D Integrated Red μLEDoS Display for AR/VR						
C14-4	15:15-15:40	C13-4	15:15-15:40	TFS1-4	15:15-15:40	T7-4	15:15-15:40	C16-4	15:15-15:40	C15-4	15:15-15:40	T8-4	15:15-15:40						
KAIST	A Boosted 3.5W, -81.6dB THD+N, 92.6% Total Efficiency, Battery-Powered Class-D Audio Amplifier with True-Zero-Switching Achieving Quiescent Current of 0.9mA	Tsinghua Univ.	A 94Hz Inference and 7.4mJ/epoch Fine-Tune Edge SoC for Diffusion-based Robot Manipulation with Speculation and Disturbance Enhancement	SK hynix	224 TOPS/W-level Analog Computation in Memory Cell Using Hybrid Ferroelectric Tunnel Junction Having Enhanced On-State Conductance	Tsinghua Univ.	A 10W 3.8-5V Input IVR Chiplet with 93%-Peak-Efficiency and 3.2A/mm ² Density Featuring Wide Load Range and Adaptive Ganging for 2.5D/3D Vertical Power Delivery	National Univ. of Singapore	Online Learning-Based Countermeasure Against Power Analysis Attacks	KAIST	A 16-QAM-Based Multi-Node BCC System with Bias-Electrode-Free Multi-Channel ExG Readout ICs	Zhejiang Univ.	A Heterogeneous CMOS Chip Monolithically Integrating Monolayer MoS ₂ for Enhanced NUV Detection: A Scalable Platform Leveraging 2D Materials to Complement and Surpass Silicon						
16:00-18:05	C18: Power Management		C17: CIM-based AI Accelerators		T10: Advanced CMOS Platform		T11: Ferroelectric Materials for Memory Applications		C20: Acoustic Sensors		C19: Frequency Generation		T9: NAND and NOR				16:00-18:05		
	C18-1	16:00-16:25	C17-1	16:00-16:25	T10-1	16:00-16:25	T11-1	16:00-16:25	C20-1	16:00-16:25	C19-1	16:00-16:25	T9-1	16:00-16:25					
	Sogang Univ.	A 0.087 fs FOM Current-Mirror-Based Analog-Assisted Digital LDO with VO Ripple Optimization	KAIST	DIAL: An Energy-Efficient DRAM In-Memory Computing Accelerator with Compact Partial Product LUT and Twisted Differential ADC	imec	Monolithic CFET Flow Improvements Integrating Cover Spacer and Dual-WF RMG	The Univ. of Tokyo	Revealing Wake-Up Mechanism In Ultra-Thin Ferroelectric HZO: Domain De-Pinning Triggered by Oxygen Vacancy Annihilation Exhibiting Optimal Wake-Up Frequency	Delft Univ. of Technology	A -87.2 dB THD+N 89.1 dB DR Fully-Integrated Shunt-Resistor-Based In-Line Current Sensor with up to 2 MHz 14.4 V PWM Rejection	Univ. College Dublin	A 24.5-to-45.2-GHz Dual-Injection Clock Multiplier with Folded-Inductor-Based Magnetic-Flux Cancellation Achieving 32.83-fs _{rms} Jitter and 0.037-mm ² Core Area	KIOXIA	A Schottky Junction as a Hole Injector for Enhancing Erase Operation of 3D Flash Memory in CMOS Directly Bonded to Array (CBA) Era with Over 1,000 Word Lines					
	C18-2	16:25-16:50	C17-2	16:25-16:50	T10-2	16:25-16:50	T11-2	16:25-16:50	C20-2	16:25-16:50	C19-2	16:25-16:50	T9-2	16:25-16:50					
	Peking Univ.	Distributed Power Management for 22nm AI Processor with Event-Driven Exponential Dual-Loop LDOs and Online Sparsity-Aware Droop Mitigation	National Tsing Hua Univ.	A 22nm 41.8TFLOPS/W AI-edge Transformer/CNN Nonvolatile-Processor Using QKV-Softmax-Layer-Fused Hybrid ReRAM-CIM and Concurrent-Transpose/Non-Transpose SRAM-CIM	IBM Research	NanoStack Transistor Architecture for CMOS 7A Node and Beyond	National Univ. of Singapore	Record-high Pr (2Pr > 40 μC/cm ²) in 3 nm (Physical) Ferroelectric HZO Annealed at 450°C: High-T (85°C) Electrical Cycling and Oxygen Vacancy Engineering	Zhejiang Univ.	A 131-dBSPL AOP 66.3-dB SNR 105.7-μA Standby All-Dynamic Digital Microphone with Self-Clocked Interference-Resilient Acoustic Activity Detection	Peking Univ.	A Calibration-free ADPLL with < -80 dBc Fractional Spur Based on Pseudo-random Phase Modulation	POSTECH	Low-Temperature NiSi Formation via Microwave Annealing for Stable Metal-Induced Lateral Crystallization in 3D NAND Flash Memory					
	C18-3	16:50-17:15	C17-3	16:50-17:15	T10-3	16:50-17:15	T11-3	16:50-17:15	C20-3	16:50-17:15	C19-3	16:50-17:15	T9-3	16:50-17:15					
	Intel	A Fully Integrated Buck Voltage Regulator in 16nm with in-Package Air Core Inductor Featuring Digital Computational Control for Fast Transient Responses	Tsinghua Univ.	CELLA: A 28nm Compute-Memory Co-Optimized Real-Time Digital CIM-Based Edge LLM Accelerator with 1.78ms-Response in Prefill and 31.32 Token/s in Decoding	Peking Univ.	First Experimental Demonstration of Dual-sided N/P FETs in Filp FET (FFET) on 300 mm Wafers for Stacked Transistor Technology in Sub-1nm Nodes	National Taiwan Univ.	Innovative Nb Electrode Engineering for Ultra-Low-Voltage (V _{op} = 0.8 V) Ferroelectric Memory with Record-High Energy Efficiency: Applications in Selector-Free FeRAM and Neuromorphic Computing	Univ. of Macau	A 5.2μW, 2-to-8-Channel Scalable, Speaker-Tracking Microphone Array Featuring a CNN-Defined AFE	Univ. College Dublin	A 31.5-36 GHz Low-Spur Gain-Boosting Charge-Sharing Locking PLL with 54fs Jitter	Micron Technology	Wide Memory Window and Steep ISPP Slope (13.2 V and 2.7) of an Aggressively Scaled 3D Ferroelectric NAND (FeNAND) Cell for <30nm Tier Pitch Scaling					
	C18-4	17:15-17:40	C17-4	17:15-17:40	T10-4	17:15-17:40	T11-4	17:15-17:40	C20-4	17:15-17:40	C19-4	17:15-17:40	T9-4	17:15-17:40					
	National Yang Ming Chiao Tung Univ.	An 85.6%-Efficiency Supply Modulator with Auxiliary Bidirectional Power for 200MHz 5G NR Applications	Univ. of California, Santa Barbara	A Fully Integrated Mixed-Signal Compute-In-Memory Accelerator for Solving Arbitrary Order Boolean Satisfiability Problems	National Taiwan Univ.	First Demonstration of Monolithic 3-Tier Nanosheet Transistor Stacking with Split Gate Featuring Tri-State Inverter/Half SRAM Functionalities	National Taiwan Univ.	Stacked AFE-Like/FE HZO (4.5nm) to Achieve 0.75V Operating Voltage and Record Endurance Exceeding 7E12 Using Water Quenching and TiN Top Electrodes	ETH Zurich	A 33aFrms, 3.4pF Base Capacitance, 192fF Input Range, 500kHz Sampling Frequency, Capacitance-to-Voltage Converter Using a Resonant LC Bridge	imec	A 2.3-15.8-GHz 8-Phase Injection-Ripple-Filtered Multi-Ring-Coupled DCO Enabling a Wideband Digital PLL	Peking Univ.	3D NOR-type FeFETs with Record Endurance of 10 ¹¹ , Fast Erase of 50 ns, and Immediate Read-After-Write for In-Memory Learning					
	C18-5	17:40-18:05					T11-5	17:40-18:05	C20-5	17:40-18:05									
POSTECH	A 90-260 V _{op} Isolated Offline Single-Stage Single-Transformer-Winding Multiple-Output (STWMO) RGBW LED Driver with <0.7% Current Variation and Dimmable Current-Regulated Error-Based Control					Fudan Univ.	First Demonstration of Annealing-free RT-prepared AlScN Film with Large Polarization (2P _r > 300 μC/cm ²) and Ultra-Sharp E _c Distribution for OTIC FeRAM	KAIST	A Temperature-Insensitive Period-Modulation CDC with DLL-Based Comparator Delay Compensation Achieving 53.5ppm/°C without Calibration										
19:15-21:15	19:15-21:15 Banquet															19:15-21:15 Banquet Lounge Room		19:15-21:15	

2025 Symposium on VLSI Technology and Circuits (Thursday, June 12)

Time	Suzaku III				Suzaku II				Suzaku I				Shunju III				Shunju II				Shunju I				Salon de Charme				Le Bois				La Cigogne				Le Cygne				Time
7:00-17:00	Registration																												7:00-17:00												
8:30-10:10	C23: Innovatie Computing Systems				C21: Innovations in Brain State Classification								TFS2: Advanced Transistor Evolution in the Next Decade								T12: Oxide Semiconductors 2: IWTO and In ₂ O ₃				[Satellite Room] T13	C22: OTP and Nonvolatile Memory								T13: Power Devices				8:30-10:10			
	C23-1	8:30-8:55			C21-1	8:30-8:55			TFS2-1	8:30-8:55 (Invited)			T12-1	8:30-8:55			C22-1	8:30-8:55			T13-1	8:30-8:55																			
	Univ. of Michigan	A 0.71nJ, 1.53GS/s Throughput 256-FFT Using Floating Point Analog Computation			Peking Univ.	PANDA: A 3.178 TOPS/W Reconfigurable Seizure Prediction And Detection Neural Network Accelerator for Epilepsy Monitoring			TSMC	Assessment on Nanosheet Transistor Variants Beyond 2nm Node			National Yang Ming Chiao Tung Univ.	First Demonstration of BEOL-compatible ALD-deposited 2 nm-thick Indium-Tungsten-Tin-Oxide (IWTO) TFTs with Superior Short-channel Electrical Characteristics: Achieving Enhancement-mode $V_{th,offset} > 10^4$, SS ~ 63.3 mV/dec.			Samsung Electronics	A 2nm Gate-All-Around 128Kb Anti-Fuse One-Time Programmable Memory Featuring Dynamic Bit-Line and Sense-Amplifier Offset Cancellation			Peking Univ.	3-kV GaN Smart Power Integration Platform for High-Power-Density Conversion Systems Using Charge-Balanced Superjunction Technology																			
	C23-2	8:55-9:20			C21-2	8:55-9:20			TFS2-2	8:55-9:20 (Invited)			T12-2	8:55-9:20			C22-2	8:55-9:20			T13-2	8:55-9:20																			
	Univ. of Michigan	An OFDMA Baseband Processor Enabling 165μW Long-Range IoT Localization			Delft Univ. of Technology	A Closed-Loop Neuromodulation Chipset with 0.0009mm ² -0.36μW/Ch Recording Frontend and 0.075mm ² -6.76μW Seizure Classification Backend			Intel	Beyond RibbonFET: Energy Efficiency Innovations to Drive Technology and Design for the Next Decade			Nara Institute of Science and Technology	ALD Polycrystalline Ga-Doped In ₂ O ₃ (Poly-IGO) Nanosheet Exceeding Intrinsic Mobility of 120 cm ² /Vs for Process-Friendly BEOL-Compatible FET Application			Intel	GAA Backside-Power eFuse with 0.72um2 Bitcell, 1.59V Field Program, On-Demand Read and 1.8V Standby			Southeast Univ.	Improving Irradiation Reliability of 4H-SiC 1200V LDMOS and 20V CMOS Logic Circuits with Leakage Current Blocking Technology																			
	C23-3	9:20-9:45			C21-3	9:20-9:45			TFS2-3	9:20-9:45			T12-3	9:20-9:45			C22-3	9:20-9:45			T13-3	9:20-9:45																			
	Huazhong Univ. of Science and Technology	A 28nm 84.9KOPS 1.82μJ/op RISC-V Crypto-SoC with Primitive-based Deep-coupling Unified Post-Quantum Engine			KAIST	A No-Patient-Data Seizure Classifier SoC for Real-Time Classification of Seven Seizure Types Using Feature Fusion and Near-Memory Computing			Samsung Electronics	3D Stacked FET (3DSFET) Logic and SRAM Technology Featuring Single Diffusion Break (SDB) and Back Side Interconnect (BSI) at 48 nm CPP for Advanced Mobile and High Performance Computing (HPC) Applications			Purdue Univ.	Critical Role of Quantum Confinement on Transfer Length in Achieving High-Performance In ₂ O ₃ Transistors with Ultra-Scaled Contacted Gate Pitch			Samsung Electronics	A 4.2 Gb/s 5 th generation F-chip of Toggle 5.1 Specification with All-Path Speed Boosting Scheme and SCA Protocol for High Density NAND Flash Applications			imec	High Power/PAE (27.8dBm/66%) Emode GaN-on-Si MOSHEMTs for 5V FR3 UE Applications																			
10:30-12:35	C23-4	9:45-10:10			C21-4	9:45-10:10			TFS2-4	9:45-10:10			T12-4	9:45-10:10			C22-4	9:45-10:10																							
	Industrial Technology Research Institute	Enabling Privacy-Preserving Collective Intelligence: A Twin In-Memory Encryption/Processing Macro Featuring Group Differential Privacy and Spatial-Temporal Ensemble			EPFL	A 32-Channel 196-μW Logarithmic SoC for Brain Network Connectivity Extraction and Adaptive Psychiatric Symptom Classification			IBM Albany NanoTech	Compressive Diffusion Break Stressor for Gate-All-Around Nanosheet pFET Transistor Performance Improvement			National Taiwan Univ.	First Demonstration of 2-floor GAA In ₂ O ₃ Nanosheet FET Enabled by TiN Sacrificial Layers and Fluorine Passivation			TSMC Design Technology	A Prototype 16Mbit RRAM on 55nm BCD with 56% Compact-Area Wordline Driver and Constant Write-Current Scheme for Automotive 150°C Operation																							
	C25: Advanced PLLs				JFS3: AI and ML Hardware								T15: 2D and BEOL Transistors								C24: Circuit Techniques for Biomedical Applications				C26: Switching Regulators				T14: RRAM and Selector Only Memory												
	C25-1	10:30-10:55			JFS3-1	10:30-10:55 (Invited)			T15-1	10:30-10:55			C24-1	10:30-10:55			C26-1	10:30-10:55			T14-1	10:30-10:55																			
	Politecnico di Milano	A Fractional-N Digital-PLL Based on a Power-Gated Ring-Oscillator and a Frequency-Stabilizing Loop Achieving 74fs Jitter Under 3mV _{pp} Supply Ripple			Cerebras Systems	Wafer-Scale Integration for AI – The Holy Grail?			Intel	Record PMOS WSe ₂ GAA Performance Using Contact Planarization, and Systematic Exploration of Manufacturable, High-yield Contacts			KU Leuven	An Active Silicon Perforated MEA for Seamless 3D Organoid Interfacing with Low-Noise, Scalable Multimodal Electrophysiology			Univ. of Macau	A 9.1mW All-5V-CMOS Series-Capacitor AC-DC Converter with G _c Reallocation Operations for 85-230V _{RMS} Mains Achieving 85.6% Efficiency at 858mW/cm ² Density			TSMC	A CMOS-Compatible 12nm 8Mb MLC RRAM Enabling Productible 2-Bit Per Cell for High Energy Efficiency Compute-In-Memory in Edge AI Applications																			
	C25-2	10:55-11:20			JFS3-2	10:55-11:20 (Invited)			T15-2	10:55-11:20			C24-2	10:55-11:20			C26-2	10:55-11:20			T14-2	10:55-11:20																			
	Politecnico di Milano	A 58.9fs-Jitter Fractional-N Digital PLL Using a Double-Edge Variable-Slope DTC			Huawei	Design Considerations for LLM Inference in Data Centers: Chip and Interconnect			National Univ. of Singapore	First Demonstration of BEOL-Compatible Co-Sputter Deposited Te _{1-x} Se _x p-FETs Enabling 3D Stackable Oxide Semiconductor CFET, DRAM, and First CFET-Structured SRAM			Yonsei Univ.	A 10kHz-BW, 86.7dB-SNDR, 176.8dB-FoM, LNA-Embedded CT ΔΣ ADC for Closed-Loop Neural Recording			Univ. of Science and Technology of China	A 16-24V to 1-1.8V 1.187W/mm ² -Power-Density Hybrid DC-DC Converter Featuring Inductor Current in Σ-Fibonacci Region for Unmanned Aerial Vehicle Applications			SK hynix	Achieving Outstanding Endurance (> 10 ¹²) in Large-Array Two-Deck 16 nm SOM through Process, Structure, and Design Strategies for Emerging SCM Applications																			
12:35-14:00	C25-3	11:20-11:45			JFS3-3	11:20-11:45 (Invited)			T15-3	11:20-11:45			C24-3	11:20-11:45			C26-3	11:20-11:45			T14-3	11:20-11:45																			
	The Hong Kong Univ. of Science and Technology	A 6.4GHz Fractional-N PLL with 96.6fs _{rms} Jitter and -257.4dB FoM			NVIDIA	Marco: Configurable Graph-Based Task Solving and Multi-AI Agents Framework for Hardware Design			National Yang Ming Chiao Tung Univ.	Homo-Channel WSe ₂ n/pFETs with High Performance and On/Off Ratio Using Tunable Doping			Rice Univ.	38kbps Multi-Access Magnetoelectric Backscatter Communication with Non-Interrupted WPT for a Network of Miniature Wireless Bio-Implants			POSTECH	A 94.1%-Efficiency Flying-Capacitor-Shared 2-Inductor 3-Level Boost Converter with Simultaneous V _{CE} and I _L Balance Achieving <0.92%-V _{CE} and <0.22%-I _L Error			Samsung Electronics	Scalable Fabrication and Demonstration of the First Fully Integrated 14nm 2-Stack SOM (Selector Only Memory) Device																			
	C25-4	11:45-12:10			JFS3-4	11:45-12:10			T15-4	11:45-12:10			C24-4	11:45-12:10			C26-4	11:45-12:10			T14-4	11:45-12:10																			
	MIT	A 55.8-to-64.2GHz, 58.3fs _{rms} -Jitter, -250.2dB-FoM, Fractional-N Cascaded PLL in 28nm CMOS			National Taiwan Univ.	An 157TOPS/W Transformer Learning Processor Supporting Forward Pass Only with Zeroth-Order Optimization			TSMC	1000x Lower Leakage in High-Performance Carbon Nanotube Nanosheet FETs			Univ. of Michigan	128-Channel Multi-Chip Acoustic Hologram Generator			Delft Univ. of Technology	Matryoshka CSCR: A Reconfigurable Matryoshka-Stacked Continuous-Scalable-Conversion-Ratio Switched-Capacitor DC-DC Converter with 0.1-to-1.7V Input			POSTECH	Multi-Stack InTe Selector-Only Memory (SOM) Achieving Ultra-Low Power Operation (10 μA) and Excellent Endurance (~ 10 ¹⁰ cycles)																			
					JFS3-5	12:10-12:35			T15-5	12:10-12:35											T14-5	12:10-12:35																			
				Weebit Nano FR	On Chip Customized Learning on Resistive Memory Technology for Secure Edge AI			Samsung Advanced Institute of Technology	Wafer-Scale Monolithic 3D Integration of CMOS Logic Gates Based on 2D Materials											Samsung Advanced Institute of Technology	Differences in Operational Mechanisms of As- and Sb-Based Selector Only Memory for Emerging 3DXP Architecture																				
12:35-14:00																													12:35-14:00												
14:00-15:40	C30: Cryo-CMOS Circuit				C29: Communication and Processors				T19: Gate Stack and BEOL Transistor Processes				T18: Interconnects				T17: Oxide Semiconductors 3: Device Physics and Reliability				C27: Sensing and Ranging Technologies				[Satellite Room] T16	C28: Sub-THz TRxs				T16: FeRAM Array and Module				14:00-15:40							
	C30-1	14:00-14:25			C29-1	14:00-14:25			T19-1	14:00-14:25			T18-1	14:00-14:25			T17-1	14:00-14:25			C27-1	14:00-14:25				C28-1	14:00-14:25			T16-1	14:00-14:25										
	IBM T. J. Watson Research Center	A 5.6-100K, 128ppm/K Cryo-CMOS Current Reference			National Taiwan Univ.	A 142mW 6.4Gbps Massive MU-MIMO RSMA Detector for Next-Generation Communication Systems			Stanford Univ.	Orthogonal V _i Tuning for Oxide Semiconductor 2T Gain Cell Enabled by Interface Dipole Engineering			IBM Albany NanoTech	Novel Advanced Low-k Dielectric for 2 nm and Beyond Cu and Post Cu Dual Damascene BEOL Interconnect Technologies			Stanford Univ.	Key to Low Supply Voltage: Transition Region of Oxide Semiconductor Transistors			Canon	2/3-inch 2.1Megapixel SPAD Image Sensor with 156dB Single-Shot Dynamic Range and LED Flicker Mitigation Based on Weighted Photon Counting Technique				Institute of Science Tokyo	A 150 GHz High-Power-Density Phased-Array Transceiver in 65nm CMOS for 6G UE Module			Samsung Electronics	Designing Robust Interfaces of HZO Module (>10 ¹² at 85 °C) with High Sensing Margin (>300 mV) for <1.1 V 1T-1F with Common Plate Line and 1T-nF FeRAM										
	C30-2	14:25-14:50			C29-2	14:25-14:50			T19-2	14:25-14:50			T18-2	14:25-14:50			T17-2	14:25-14:50			C27-2	14:25-14:50				C28-2	14:25-14:50			T16-2	14:25-14:50										
	Univ. of Macau	A Cryo-CMOS RF-DAC Based Super-heterodyne Transmitter for Superconducting Qubit Control			Univ. of Michigan	A 6.2mm ² 56.6Gbps 18.2pJ/b oFEC Decoder for Optical Communications			SKLFITC, IMECAS	First Demonstration of 9N+9P Complete Dipole Multi-V _i s CMOS Integration with Atomic Interfacial Dipole Buffer Layer Technique in GAA NSFETs			Applied Materials	BEOL Interconnects for 2nm Technology Node and Beyond			National Univ. of Singapore	First Demonstration of Fluorine-Treated IGZO FETs with Record-Low Positive Bias Temperature Instability (ΔV _{th} < 44 mV) at an Elevated Temperature (395 K)			Sony Semiconductor Solutions	A 25M points/s Back-Illuminated Stacked SPAD Direct Time-of-Flight Depth Sensor with Equivalent Time Sampling for Automotive LiDAR				Institute of Science Tokyo	A 52Gb/s 8.9dBm EIRP 300GHz-Band Amplifier-Last Outphasing Transmitter with Path Mismatch Calibration in 65nm CMOS			Univ. of Notre Dame	Vertical 2T-nC FeRAM Demonstration: BEOL Read Transistor for 4F ² Memory Strings and Two-Terminal Selector Design for Polarization Disturb Mitigation										
	C30-3	14:50-15:15			C29-3	14:50-15:15			T19-3	14:50-15:15			T18-3	14:50-15:15			T17-3	14:50-15:15			C27-3	14:50-15:15				C28-3	14:50-15:15			T16-3	14:50-15:15										
	Tsinghua Univ.	A Cryogenic 1.08mW/Qubit Fully-Integrated 4-Channel Frequency-Division-Multiplexing Transmon Qubit State Readout ASIC in 28nm Bulk CMOS			Univ. of California, Berkeley	Cygnus: A 1 GHz Heterogeneous Octa-Core RISC-V Vector Processor for DSP			imec	Shifter materials and Stack Explorations for V _i Fine-Tunable Dual Dipole Multi-V _i Gate Stacks Compatible with Low Thermal Budget CFET			imec	Selective Deposition and Ruthenium Superfill Exploration Beyond A10 Node Interconnects			IMECAS	First Demonstration of Atomic-Interlayer-Tuning Driven by First Principles Calculations and Atomic Layer Deposition towards High Thermal Stable BEOL IGZO-FETs with SS=62mV/dec, PBTI < 7mV@ 3MV/cm and 353K			Kyoto Univ.	A Radiation-Hardened Neuromorphic Imager with Self-Healing Spiking Pixels and Unified Spiking Neural Network for Space Robotics				Univ. of Science and Technology of China	A 0.184 mm ² W-band Single-RTWO-Based Subharmonic RX Achieving 3.72 dB-NF and 1/Q Mismatch < 0.8° in 22nm CMOS			Intel	FeRAM Capacitor with Novel Low-Power, Non-Destructive and High Endurance Read Operation for High-Density Embedded Memory										
16:00-18:05	C30-4	15:15-15:40			C29-4	15:15-15:40			T19-4	15:15-15:40			T18-4	15:15-15:40			T17-4	15:15-15:40			C27-4	15:15-15:40			C28-4	15:15-15:40			T16-4	15:15-15:40											
	AIIST	0.25 mW/qubit, 5.7-7.5 GHz Cryogenic CMOS Microwave Signal Selector Using Dual-Stage Injection-Locked Oscillator for Frequency-Multiplexed Qubit Control			KU Leuven	A 16nm 550 - 1320 BTOPS/W NPU Exploiting Training-free Structured Bit-level Sparsity and Dynamic Dataflow Processing			Korea Univ.	High-Performance Monolithic 3D CMOS Enabled by Orientation-Aligned Seedless Laser Crystallization and Ultra-Shallow Laser Activation			Samsung Electronics	Effects of Adjacent Floating Metal Interconnect Through Plasma-Induced Coupling			Shanghai Jiao Tong Univ.	First Direct Observation of Two Different Hydrogen-Related Processes Corresponding to the Negative VTH Shift Under PBTI Stress in IGZO Transistors by Pd Hydrogen Spillover			Intel	A 320μm ² Minimum Guard-band Metal Resistor-based Temperature Sensor with +/-1.4°C Inaccuracy in 18A RibbonFet CMOS with PowerVia			Univ. of California Irvine	A CMOS Antenna-to-Bits 230-mW 120-Gbps F-band Receiver with Analog-Domain 64QAM Detection and Extraction			KAIST	Exploring FeFET Degradation Mechanisms: Mid-Interlayer as a Viable Solution for Stable Retention, Disturb Immunity, and Low V _{th} Variation											
	C33: Wireless Power and Gate Drivers				C32: High-Resolution ADCs				C31: MEMS and Display				T21: Advanced Packaging and 3D Integration				T22: DTCO and Design Enablement				T20: DRAM				[Satellite Room] T21	T23: Wireless and RF Devices				16:00-18:05											
	C33-1	16:00-16:25			C32-1	16:00-16:25			C31-1	16:00-16:25			T21-1	16:00-16:25			T22-1	16:00-16:25			T20-1	16:00-16:25				T23-1	16:00-16:25														
	The Hong Kong Univ. of Science and Technology	A 6.78 MHz Multiple-Transmitter Wireless Power Transfer System with Integrated Coupling Coefficient Sensor			Peking Univ.	An 88.8dB-SNDR 6-MS/s Pipelined SAR ADC with A Closed-Loop Dynamic Amplifier Featuring Highly-Linear Full-Scale Output Swing			Infinion Technologies AG	A Fully Integrated Bipolar 1.8Vpp-to-41Vpp 450kHz Switched-Capacitor MEMS-Driver with a Power Reduction Factor of 16.3			UCLA CHIPS	Power Delivery for Scaled-Out Chiplet-Based Wafer-Scale Systems with 8 μm Cu-Cu Bond Pitch on Active Si-Interconnect Fabric Substrate			imec	Extending the Gate-All-Around (GAA) era to the A10 node: Outer Wall Forksheet Enabling Full Channel Strain and Superior Gate Control			imec	Process Insights into 3D-DRAM with Vertical Bit Line and Scalable GAA Transistor				TSMC	Compact, Low-Loss, Cost-Effective, CMOS Embedded RF Switch Solution Achieving DC-100GHz True-Time Delay Phase Shifter by Phase Change Material														
	C33-2	16:25-16:50			C32-2	16:25-16:50			C31-2	16:25-16:50			T21-2	16:25-16:50			T22-2	16:25-16:50			T20-2	16:25-16:50				T23-2	16:25-16:50														
	KAIST	A Multi-Rectenna, Single-Output, Power Combine-and-Regulate Boost Converter for 5.8GHz Wireless Power Receiver Achieving 3.1W over 50m-Distance			Yonsei Univ.	A 91.2dB-SNDR 250kHz-BW CT Zoom ADC Achieving a 6-bit Linear Zoom-in with Interstage LPF and 1.5-bit DAC			Xidian Univ.	A 22μg/√Hz Noise Floor, 1.6mg/g ² VRC, High Efficiency MEMS Capacitive Accelerometer using High-Voltage Orthogonal Excitation Technique			Applied Materials	Investigation of Post-Bonding Die Stretching in Die-to-Wafer Hybrid Bonding			imec	SRAM Scaling Opportunities Below 0.01 μm ² Using Double-Row CFET Architecture with Wordline-Folded Bitcell Design for Performance Optimization			Samsung Electronics	High Performance and Reliable 4F ² IGZO Vertical Channel Transistor (VCT) with Extremely Low Contact Resistance and 10 Year BTI lifetime for Sub-10nm DRAM				Xidian Univ.	First Demonstration of Top T-gate BEOL-Compatible Indium-Oxide RF Transistors with Record Maximum Oscillation Frequency of 70 GHz														
	C33-3	16:50-17:15			C32-3	16:50-17:15			C31-3	16:50-17:15			T21																												