
Integration of stress proximity technique (SPT) and dual stress liners (DSL) has been demonstrated for the first time. It maximizes the strain transfer from nitride liner to the channel. PFET drive current improvements of 20% for isolated and 28% for nested poly gate pitch devices have been achieved with SPT. Leading edge PFET Ion=660uA/um at Ioff=100nA/µm at 1V Vdd operation is demonstrated without using embedded SiGe junctions. Inverter ring oscillator delay is reduced by 15% with SPT.


We report, for the first time, on the 2-D boundary effects in a high performance 65nm SOI technology with dual Etch Stop Layer (dESL) stressors. 1-D geometry effects, such as poly pitch dependence, and the implications on SPICE models and circuit design are also discussed. It will be shown that PMOS and ring oscillator performance can be significantly enhanced by optimizing the transverse and lateral placement of the dESL boundary.


We developed a less layout-dependent epitaxially grown SiGe(eSiGe) S/D technique for PFET by analyzing the layout dependence of the mobility-enhancement mechanism. In addition, we succeeded in increasing the drive current by improving the eSiGe structure and the impurity profile. We also obtained a high drive current of 750 uA/um at Vdd=1V, Ioff=100nA/um.


A novel n-channel strained SOI transistor featuring silicon-carbon (SiC) source/drain (S/D) regions and tensile stress silicon nitride (SiN) liner is demonstrated for the first time. Drive current Idsat enhancement contributed by the dual stressors is found to be additive and a significant increase in Idsat of 55% is observed at a gate length of 50 nm. In addition, we report the dependence of drive current on channel orientation, with highest Idsat observed for strained n-MOSFETs with the [010] channel direction. A study of the carrier transport characteristics indicate reduced channel back-scattering and enhanced carrier injection velocity due to the strain effects.