Wednesday, June 16, 8:00 a.m.
Chairpersons: D. Shum, Infineon
S. Onishi, Sharp

8.1 — 8:00 a.m.

We present the structural and electrical characteristics of the latest generation of a self-aligned split-gate NOR memory incorporating a vertical floating-gate channel having 4.5 feature squared area on 110nm half-pitch rules. With enhanced electric fields for erase and programming, the cell achieves erase time <1ms and program time < 10 microseconds at 100nA programming current. These results demonstrate continued scalability of the Super Flash cell for high-density, high-speed applications.

8.2 — 8:25 a.m.
Scanrom, a Novel Non-Volatile Memory Cell storing 9 Bits, M. Rosmeulen, J. Van Houdt, L. Haspeslagh and K. De Meyer, IMEC, Leuven, Belgium

We present a novel non-volatile memory cell based on a dual-gate transistor with an ONO charge-trapping dielectric underneath the drain-side gate. Multiple bits are stored along the width of the device. By contacting the gates from both sides and applying an appropriate bias difference to each, the individual bits are addressed for both reading and writing. We experimentally demonstrate reading and writing of 9 bits in a prototype cell.

8.3 — 8:50 a.m.

A novel NROM generation with a bit size of 0.043µm²/bit at a 110nm design rule is introduced. The concept features mainstream CMOS type cell devices in conjunction with a metal contact based virtual ground array architecture. The new technology node serves both advanced code flash products and file storage memories up to 2 Gbit/die.

8.4 — 9:15 a.m.

For the first time, split-gate NAND flash memory featuring inter-poly erase and mid-channel programming is demonstrated at 120nm technology node. The cell array operates at single polarity voltages lower than 12V. Erase and programming can be accomplished in 0.5ms and 10us, respectively.

8.5 — 9:40 a.m.

A novel MNOS memory with gate hole injection in erase operation has been demonstrated for embedded nonvolatile memory applications. Superior characteristics with 10usec programming and 10msec erasing speed were obtained as compared with conventional MONOS structures. In addition, we found that the localized interface trap at source side region was generated by excess holes during erasing cycle and could be suppressed by Lg scaling. This result shows the good scalability of this technology.