Ultimate Solution for Low Thermal Budget Gate Spacer and Etch Stopper to Retard Short Channel Effect in Sub-90nm Devices

Jong-Ho Yang, Jae-Eun Park, Joo-Won Lee, Kang-Soo Chu, Ja-Hum Ku, Moon-Han Park, Nae-In Lee, Hee-Sung Kang, Myung-Hwan Oh, Jun-Ha Lee, Ho-Kyu Kang, and Kwang-Pyuk Suh

Advanced Process Development Project, System-LSI Division, Samsung Electronics Co., Ltd. San#24 Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyunggi-Do, Korea, 449-711

Technology Development, System-LSI Division, Samsung Electronics Co., Ltd.

CAE Team, Memory Division, Samsung Electronics Co., Ltd

Phone: 82-31-209-3291, Fax: 82-31-209-6299, E-mail: johnyang@samsung.co.kr

For the first time, by employing low thermal budget processes of ALD SiO₂ and ALD SiN as gate spacer and silicide blocking layer, the short channel effects of CMOSFETs are significantly suppressed. Using the ALD SiO₂ and ALD SiN processes, we achieved excellent Vth roll-off characteristics in PMOS, which results in 10% increase of drive current and 15% decrease of inverter delay time. In conclusion, ALD processes of extremely low thermal budget are successfully implemented to sub-90nm CMOSFETs.