Fabrication of HfSiON Gate Dielectrics by Plasma Oxidation and Nitridation,
Optimized for 65nm node Low Power CMOS Applications

Seiji Inumiya¹, Katsuyuki Sekine¹, Shoko Niwa¹, Akio Kaneko¹, Motoyuki Sato¹,
Takeshi Watanabe², Hironobu Fukui², Yoshiki Kamata³, Masato Koyama³, Akira Nishiyama³,
Mariko Takayanagi², Kazuhiro Eguchi¹ and Yoshitaka Tsunashima¹

¹Process and Manufacturing Engineering Center, ²SoC Research & Development Center, Semiconductor Company,
³Advanced LSI Technology Laboratory, R&D Center, Toshiba Corporation
8 Shinsugita-cho, Isogo-ku, Yokohama, 235-8522 Japan
Phone : +81-45-770-3668  Fax : +81-45-770-3577  E-mail : seiji.inumiya@toshiba.co.jp

75 Word Abstract

Fabrication process of HfSiON gate dielectrics by plasma oxidation of CVD Hf silicate followed
by plasma nitridation was developed. Thanks to the high quality ultrathin interfacial layer formed
by internal plasma oxidation, electron mobility of 240 cm²/Vs @ 0.8 MV/cm (85% of SiO₂) and
hole mobility of 73 cm²/Vs @ 0.5 MV/cm (93% of SiON) were successfully achieved. The developed
process will be promising for the production of low power CMOS devices in the near future.