Conventional poly-Si gate MOS-transistors with a novel, ultra-thin Hf-oxide layer


International SEMATECH (ISMT), *Applied Materials
2706 Montopolis Drive, Austin, TX 78741, U.S.A.,
*3535 Garrett Drive, Santa Clara, CA 95054, U.S.A.

Abstract

Conventional poly-Si gate MOS transistors with a high-k gate-dielectric were fabricated using a novel, ultra-thin Hf-oxide. Various integration effects on the high-k layer were studied such as Si-surface preparation, deposition conditions, and post-deposition anneals, demonstrating EOT of 1.6 to 1.2 nm and excellent gate leakage current. Promising transistor behaviors were obtained including electron mobility up to 90% of SiO$_2$ at both peak and high-field.