75-word Abstract

The Umbrella Cell: A Logic-Process-Compatible 2T Cell for SOC Applications

Satoru Akiyama, Nobuhiro Oodaira*, Tsuyoshi Ishikawa, Digh Hisamoto and Takao Watanabe
Central Research Laboratory, Hitachi, Ltd. Kokubunji, Tokyo 185-8601, Japan
* Hitachi ULSI Systems Co., Ltd. Kokubunji, Tokyo 185-0014, Japan

We propose the Umbrella Cell, a logic-process-compatible cell. The cell has two logic transistors and a planar MIM capacitor placed on a Cu wire above the transistors to form an umbrella-like structure. This requires one additional photo mask. Its area is 26 F², approximately 60% smaller than a 6T cell. Careful bias design and a sub-1V sensing scheme allow the use of thin-oxide logic transistors as well as operation at a bit-line voltage of 0.72-V.