Study of Substrate Noise and Techniques for Minimization

Mark Shane Peng and Hae-Seung Lee
Massachusetts Institute of Technology
50 Vassar St., 38-265
Cambridge, MA 02139, USA

Abstract

This paper presents a study of substrate noise effects on analog circuits and a technique for minimizing substrate noise. Measured data of a 0.25um CMOS test chip reveals that substrate noise couples through circuit asymmetries and nonlinearity, degrading analog circuit performance. An active substrate noise shaping circuit implemented on the same test chip demonstrates over 10dB improvement in SNDR in the 0-20kHz band of a delta-sigma modulator for substrate noise generated by an inverter array.