Impact of CMOS process scaling and SOI on the soft error rates of logic processes

Scott Hareland, Jose Maiz, Mohsen Alavi, Kaizad Mistry, Steve Walstra, and Changhong Dai
Intel Corporation, Logic Technology Development
2250 NE Elam Young Parkway
Hillsboro, OR USA
503-613-3850, 503-613-5907 (fax), scott.hareland@intel.com

Abstract
Technology scaling, a reduction in operating voltages, and the increase in cache size and circuit complexity have been key enablers to achieving the performance improvement expectation dictated by Moore’s Law. The resulting reduction in the node charge of circuit latches and cache cells has resulted in an ever increasing soft error rate (SER) estimation for logic components. This paper will report the SER impact of process scaling over four technology generations (0.35, 0.25, 0.18, 0.13µm) and provide an experimental assessment of alpha and, for the first time, neutron SER on advanced SOI processes, which have been considered as a possible method to reduce the SER of advanced technologies.