Low Resistivity \textit{bcc}-Ta/TaNx Metal Gate MNSFETs Having Plane Gate Structure Featuring Fully Low-Temperature Processing below 450°C

Abstract for web

Hiroyuki Shimada*, Ichiro Ohshima, Shin-Ichi Nakao, Munekatsu Nakagawa, Kei Kanemoto, Masaki Hirayama, Shigetoshi Sugawa and Tadahiro Ohmi**

Department of Electronic Engineering, Graduate School of Engineering, Tohoku University, Sendai 980-8579, Japan

*Permanent address: New Device Development Group, SEIKO EPSON Corporation, Nagano 399-0293, Japan

**New Industry Creation Hatchery Center, Tohoku University, Sendai 980-8579, Japan

We have developed a low-resistivity metal gate Metal-Nitride-Semiconductor (MNS) FET technology having conventional plane gate structure featuring fully low-temperature processing. The gate stack consists of directly grown Silicon Nitride (Si$_3$N$_4$) dielectric using high-density plasma and sputtered \textit{bcc}-phase Tantalum ($\sim$15$\mu$Ωcm) / Tantalum Nitride (\textit{bcc}-Ta/TaNx) stacked metal gate below 1.0ohm/sq. In this paper, we demonstrate an excellent characteristic of Fully-Depleted SOI metal gate MNSFETs using fully low-temperature processing below 450°C.