A 66-400 MHz, Adaptive-Lock-Mode DLL Circuit with Duty-Cycle Error Correction

Yuichi Okuda, Masashi Horiguchi, Yoshinobu Nakagome
Semiconductor & Integrated Circuits, Hitachi, Ltd., Tokyo, Japan
1-280 Higashi-koigakubo Kokubunji Tokyo Japan

A DLL circuit featuring variable “lock mode” and correction of duty-cycle error is described. The DLL has a locking range from under 66 MHz to 400 MHz. The DLL automatically changes its lock mode according to the current clock frequency and corrects the duty-cycle error so that the phases of the both edges match those of the external clocks. The chip area and power consumption at 400 MHz are 0.33 mm$^2$ and 24 mW, respectively.