A Low-Swing Clock Double-Edge Triggered Flip-Flop

Chulwoo Kim¹ and Sung-Mo Kang²
¹University of Illinois at Urbana-Champaign, IL, USA
²University of California at Santa Cruz, CA, USA

Abstract

A low-swing clock double-edge triggered flip-flop (LSDFF) is developed to reduce power consumption significantly compared to conventional FFs. LSDFF avoids unnecessary internal node transition and reduce fighting currents. The overall power saving in flip-flop operation is estimated to be 30.2 to 50.8% with additional 78% power savings in clock network.