A Bit-Line GND Sense Technique for Low-Voltage Operation FeRAM
Shoichiro Kawashima, Toru Endo, Akira Yamamoto, Ken’ichi Nakabayashi, Mitsuharu Nakazawa, Keizo Morita, and Masaki Aoki
Fujitsu Laboratories Limited
10-1 Morinosato-Wakamiya, Atsugi 243-0197, JAPAN
TEL: +81-46-250-8215, FAX: +81-46-250-8804, E-mail: poosan@flab.fujitsu.co.jp

Abstract
We propose a sense scheme that a pMOS charge-transfer maintains bit-line level near the GND level when the plate line goes high. The scheme supplies 0.5 V higher read-out voltages across the cell capacitors and achieves a 0.4 V higher differential amplitude in a 512-cell per bit-line structure than conventional DRAM sense scheme. A Shifted bias Plate Line layout enables a minimum number of bit-lines to be activated and achieves 8.06 mW @ 3 V, 5 MHz, about same power as conventional device.