A 1.8 GHz CMOS VCO with Reduced Phase Noise

Pietro Andreani and Henrik Sjöland
Competence Center for Circuit Design
Dep. of Applied Electronics, Lund University
Box 118, SE-221 00 Lund, Sweden
(piero, hsd)@tde.lth.se

Abstract

A 2 V, 6 mA, 15% tuning range, 1.8 GHz VCO implemented in a standard 0.35μm CMOS process is presented. The phase noise of the VCO has been greatly reduced by means of on-chip filters and one off-chip low frequency inductor. The phase noise measured at 3 MHz offset from the carrier is between $-141.5$ dBC/Hz and $-138.5$ dBC/Hz over the whole tuning range.